

CS162
Operating Systems and
Systems Programming
Lecture 17

Memory 4: Demand Paging Policies

March 19th, 2024
Prof. John Kubiatowicz
<http://cs162.eecs.Berkeley.edu>

Recall 61C: Average Memory Access Time

- Used to compute access time probabilistically:

$$AMAT = Hit\ Rate_{L1} \times Hit\ Time_{L1} + Miss\ Rate_{L1} \times Miss\ Time_{L1}$$


$$Hit\ Rate_{L1} + Miss\ Rate_{L1} = 1$$

Hit Time_{L1} = Time to get value from L1 cache.

$$Miss\ Time_{L1} = Hit\ Time_{L1} + Miss\ Penalty_{L1}$$

Miss Penalty_{L1} = AVG Time to get value from lower level (DRAM)

$$\text{So, } AMAT = Hit\ Time_{L1} + Miss\ Rate_{L1} \times Miss\ Penalty_{L1}$$




- What about more levels of hierarchy?

$$AMAT = Hit\ Time_{L1} + Miss\ Rate_{L1} \times Miss\ Penalty_{L1}$$

Miss Penalty_{L1} = AVG time to get value from lower level (L2)

$$= Hit\ Time_{L2} + Miss\ Rate_{L2} \times Miss\ Penalty_{L2}$$

Miss Penalty_{L2} = Average Time to fetch from below L2 (DRAM)



$$AMAT = Hit\ Time_{L1} +$$

$$Miss\ Rate_{L1} \times (Hit\ Time_{L2} + Miss\ Rate_{L2} \times Miss\ Penalty_{L2})$$


- And so on ... (can do this recursively for more levels!)

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.2

Recall: Caching Applied to Address Translation



- Question is one of page locality: does it exist?
 - Instruction accesses spend a lot of time on same page (accesses are sequential)
 - Stack accesses have definite locality of reference
 - Data accesses have less page locality, but still some...
- Can we have a TLB hierarchy?
 - Sure: multiple levels at different sizes/speeds

What Actually Happens on a TLB Miss?

- Hardware traversed page tables (x86, many others):**
 - On TLB miss, hardware in MMU looks at current page table to fill TLB (may walk multiple levels)
 - If PTE valid, hardware fills TLB and processor never knows
 - If PTE marked as invalid, causes Page Fault, after which kernel decides what to do afterwards
- Software traversed Page tables (like MIPS):**
 - On TLB miss, processor receives TLB fault
 - Kernel traverses page table to find PTE
 - If PTE valid, fills TLB and returns from fault
 - If PTE marked as invalid, internally calls Page Fault handler
- Most chip sets provide hardware traversal
 - Modern operating systems tend to have more TLB faults since they use translation for many things
 - Examples:
 - shared segments
 - user-level portions of an operating system

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.3

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.4

Recent Example: Memory Hierarchy

- Caches (all 64 B line size)
 - L1 I-Cache: 32 KiB/core, 8-way set assoc.
 - L1 D Cache: 32 KiB/core, 8-way set assoc., 4-5 cycles load-to-use, Write-back policy
 - L2 Cache: 1 MiB/core, 16-way set assoc., Inclusive, Write-back policy, 14 cycles latency
 - L3 Cache: 1.375 MiB/core, 11-way set assoc., shared across cores, Non-inclusive victim cache, Write-back policy, 50-70 cycles latency
- TLB
 - L1 ITLB, 128 entries; 8-way set assoc. for 4 KB pages
 - » 8 entries per thread; fully associative, for 2 MiB / 4 MiB page
 - L1 DTLB 64 entries; 4-way set associative for 4 KB pages
 - » 32 entries; 4-way set associative, 2 MiB / 4 MiB page translations:
 - » 4 entries; 4-way associative, 1G page translations:
 - L2 STLB: 1536 entries; 12-way set assoc. 4 KiB + 2 MiB pages
 - » 16 entries; 4-way set associative, 1 GiB page translations:

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.9

What happens on a Context Switch?


- Need to do something, since TLBs map virtual addresses to physical addresses
 - Address Space just changed, so TLB entries no longer valid!
- Options?
 - Invalidate (“Flush”) TLB: simple but might be expensive
 - » What if switching frequently between processes?
 - Include ProcessID in TLB
 - » This is an architectural solution: needs hardware
- What if translation tables change?
 - For example, to move page from memory to disk or vice versa...
 - Must invalidate TLB entry!
 - » Otherwise, might think that page is still in memory!
 - Called “TLB Consistency”
- Aside: with Virtually-Indexed, Virtually-Tagged cache, need to flush cache!
 - Everyone has their own version of the address “0” and can’t distinguish them
 - This is one advantage of Virtually-Indexed, Physically-Tagged caches..

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.10

Putting Everything Together: Address Translation




3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.11

Putting Everything Together: TLB




3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.12

Putting Everything Together: Cache



3/19/24

Kubiatowicz CS162 © UC

Lec 17.13

Administrivia

- Still grading exam!
 - Hopefully have it by early next week
- Project 2 in full swing
 - Stay on top of this one. Don't wait until last moment to get pieces together
 - Decide how your team is going to divide up project 2
- Homework 4 also in full swing
- Make sure to fill out survey!
 - We really want to hear how you think we are doing
 - Also, will get a chance to suggest topics for the special topics lecture



Complete form quickly
for attendance credit

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.14

Page Fault Handling


- The Virtual-to-Physical Translation fails
 - PTE marked invalid, Privilege Level Violation, Access violation, or does not exist
 - Causes an Fault / Trap
 - » Not an interrupt because synchronous to instruction execution
 - May occur on instruction fetch or data access
 - Protection violations typically terminate the process
- Other Page Faults engage operating system to fix the situation and retry the instruction
 - Allocate an additional stack page, or
 - Make the page accessible – (Copy on Write),
 - Bring page in from secondary storage to memory – demand paging
- Fundamental inversion of the hardware / software boundary
 - Need to execute software to allow hardware to proceed!

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.15

Page Fault ⇒ Demand Paging




3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.16

Demand Paging

- Modern programs require a lot of physical memory
 - Memory per system growing faster than 25%-30%/year
- But they don't use all their memory all of the time
 - 90-10 rule: programs spend 90% of their time in 10% of their code
 - Wasteful to require all of user's code to be in memory
- Solution: use main memory as "cache" for disk




3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.17

Management & Access to the Memory Hierarchy



3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.18

Demand Paging as Caching, ...


- What "block size"? - 1 page (e.g, 4 KB)
- What "organization" ie. direct-mapped, set-assoc., fully-associative?
 - Fully associative since arbitrary virtual → physical mapping
- How do we locate a page?
 - First check TLB, then page-table traversal
- What is page replacement policy? (i.e. LRU, Random...)
 - This requires more explanation... (kinda LRU)
- What happens on a miss?
 - Go to lower level to fill miss (i.e. disk)
- What happens on a write? (write-through/write back?)
 - Definitely write-back – need dirty bit!

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.19

Illusion of Infinite Memory



- Disk is larger than physical memory ⇒
 - In-use virtual memory can be bigger than physical memory
 - Combined memory of running processes much larger than physical memory
 - » More programs fit into memory, allowing more concurrency
- Principle: **Transparent Level of Indirection** (page table)
 - Supports flexible placement of physical data
 - » Data could be on disk or somewhere across network
 - Variable location of data transparent to user program
 - » Performance issue, not correctness issue

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.20

Review: What is in a PTE?

- What is in a Page Table Entry (or PTE)?
 - Pointer to next-level page table or to actual page
 - Permission bits: valid, read-only, read-write, write-only
- Example: Intel x86 architecture PTE:
 - 2-level page table (10, 10, 12-bit offset)
 - Intermediate page tables called “Directories”

Page Frame Number (Physical Page Number)	Free (OS)	0	PS	D	A	PCD	PWT	U	W	P
31-12	11-9	8	7	6	5	4	3	2	1	0

P: Present (same as “valid” bit in other architectures)

W: Writeable

U: User accessible

PWT: Page write transparent: external cache write-through

PCD: Page cache disabled (page cannot be cached)

A: Accessed: page has been accessed recently


D: Dirty (PTE only): page has been modified recently

PS: Page Size: PS=1⇒4MB page (directory only).
Bottom 22 bits of virtual address serve as offset


Cache

- PTE makes demand paging implementable
 - Valid ⇒ Page in memory, PTE points at physical page
 - Not Valid ⇒ Page not in memory; use info in PTE to find it on disk when necessary
- Suppose user references page with invalid PTE?
 - Memory Management Unit (MMU) traps to OS
 - » Resulting trap is a “Page Fault”
 - What does OS do on a Page Fault?:
 - » Choose an old page to replace
 - » If old page modified (“D=1”), write contents back to disk
 - » Change its PTE and any cached TLB to be invalid
 - » Load new page into memory from disk
 - » Update page table entry, invalidate TLB for new entry
 - » Continue thread from original faulting location
 - TLB for new page will be loaded when thread continued!
 - While pulling pages off disk for one process, OS runs another process from ready queue
 - » Suspended process sits on wait queue

Origins of Paging



Very Different Situation Today



A Picture on one machine

```


Processes: 407 total, 2 running, 405 sleeping, 2135 threads
Load Avg: 1.26, 1.26, 0.98 CPU usage: 1.35% user, 1.59% sys, 97.5% idle
SharedLibs: 292M resident, 54M data, 43M linkedit.
MemRegions: 155071 total, 4489M resident, 124M private, 1891M shared.
PhysMem: 136 used (13510M wired), 2718M unused.
VM: 1819G vsz, 1372M framework vsz, 68020510(0) swpins, 71200340(0) swapouts.
Networks: packets: 40629441/216 in, 21395374/7747M out.
Disks: 17026700/555G read, 15757470/630G written.
22:10:38
PID COMMAND %CPU TIME #TH #WO #PORTS MEM PURG CMPRS PGRP PPID STATE
90408 bash 0.0 00:00.41 1 0 21 1080K 0B 564K 90408 90407 sleeping
90407 login 0.0 00:00.10 2 1 31 1236K 0B 1220K 90407 90406 sleeping
90406 Terminal 0.5 01:43.28 6 1 378- 103M- 16M 13M 90406 1 sleeping
89197 SiriKnolwdg 0.0 00:00.03 2 2 45 2664K 0B 1528K 89197 1 sleeping
89193 com.apple.DF 0.0 00:17.34 2 1 68 2680K 0B 1700K 89193 1 sleeping
82655 LookupViewSe 0.0 00:10.75 3 1 169 13M 0B 8864K 82655 1 sleeping
82453 PAH_Extensio 0.0 00:25.89 3 1 235 15M 0B 7996K 82453 1 sleeping
75819 tzlind 0.0 00:00.01 2 2 14 452K 0B 444K 75819 1 sleeping
75787 MTLCompilers 0.0 00:00.10 2 2 24 9032K 0B 9020K 75787 1 sleeping
75776 sedc 0.0 00:00.78 2 2 36 3208K 0B 2328K 75776 1 sleeping
75808 DiskMountw 0.0 00:00.48 2 2 34 1420K 0B 728K 75808 1 sleeping
75893 MTLCompilers 0.0 00:00.06 2 2 21 5924K 0B 5912K 75893 1 sleeping
74938 ssh-agent 0.0 00:00.00 1 0 21 908K 0B 892K 74938 1 sleeping
74863 Google_Chrom 0.0 10:48.49 15 1 678 192M 0B 51M 54320 54320 sleeping
    
```

- Memory stays about 75% used, 25% for dynamics
- A lot of it is shared 1.9 GB

Many Uses of Virtual Memory and “Demand Paging” ...


- Extend the stack
 - Allocate a page and zero it
- Extend the heap (sbrk of old, today mmap)
- Process Fork
 - Create a copy of the page table
 - Entries refer to parent pages – NO-WRITE
 - Shared read-only pages remain shared
 - Copy page on write
- Exec
 - Only bring in parts of the binary in active use
 - Do this on demand
- MMAP to explicitly share region (or to access a file as RAM)

Classic: Loading an executable into memory




- .exe
 - lives on disk in the file system
 - contains contents of code & data segments, relocation entries and symbols
 - OS loads it into memory, initializes registers (and initial stack pointer)
 - program sets up stack and heap upon initialization: `crt0` (C runtime init)

Create Virtual Address Space of the Process



- Utilized pages in the VAS are backed by a page block on disk
 - Called the backing store or swap file
 - Typically in an optimized block store, but can think of it like a file

Create Virtual Address Space of the Process




- User Page table maps entire VAS
- All the utilized regions are backed on disk
 - swapped into and out of memory as needed
- For every process

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.29

Create Virtual Address Space of the Process




- User Page table maps entire VAS
 - Resident pages to the frame in memory they occupy
 - The portion of it that the HW needs to access must be resident in memory

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.30

Provide Backing Store for VAS



- User Page table maps entire VAS
- Resident pages mapped to memory frames
- For all other pages, OS must record where to find them on disk
 - Many ways to do this, but might use remaining bits of PTE when P=0

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.31

What Data Structure Maps Non-Resident Pages to Disk?


- FindBlock(PID, page#) → disk_block
 - Some OSs utilize spare space in PTE for paged blocks
 - Like the PT, but purely software
- Where to store it?
 - In memory – can be compact representation if swap storage is contiguous on disk
 - Could use hash table (like Inverted PT)
- Usually want backing store for resident pages too
- May map code segment directly to on-disk image
 - Saves a copy of code to swap file
- May share code segment with multiple instances of the program

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.32

Provide Backing Store for VAS




3/19/24

Stroz © UCB Spring 2024

Lec 17.33

On page Fault ...




3/19/24

Stroz © UCB Spring 2024

Lec 17.34

On page Fault ... find & start load




3/19/24

Stroz © UCB Spring 2024

Lec 17.35

On page Fault ... schedule other P or T




3/19/24

Stroz © UCB Spring 2024

Lec 17.36

On page Fault ... update PTE




3/19/24

Stoż © UCB Spring 2024

Lec 17.37

Eventually reschedule faulting thread




3/19/24

Stoż © UCB Spring 2024

Lec 17.38

Summary: Steps in Handling a Page Fault



3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.39

Some questions we need to answer!

- During a page fault, where does the OS get a free frame?
 - Keeps a free list
 - Unix runs a “reaper” if memory gets too full
 - » Schedule dirty pages to be written back on disk
 - » Zero (clean) pages which haven’t been accessed in a while
 - As a last resort, evict a dirty page first
- How can we organize these mechanisms?
 - Work on the replacement policy
- How many page frames/process?
 - Like thread scheduling, need to “schedule” memory resources:
 - » Utilization? fairness? priority?
 - Allocation of disk paging bandwidth


3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.40

Working Set Model

- As a program executes it transitions through a sequence of “working sets” consisting of varying sized subsets of the address space




3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.41

Cache Behavior under WS model



- Amortized by fraction of time the Working Set is active
- Transitions from one WS to the next
- Capacity, Conflict, Compulsory misses
- Applicable to memory caches and pages. Others ?


3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.42

Another model of Locality: Zipf

$$P \text{ access}(\text{rank}) = 1/\text{rank}$$



- Likelihood of accessing item of rank r is $\propto 1/r^a$
- Although rare to access items below the top few, there are so many that it yields a “heavy tailed” distribution
- Substantial value from even a tiny cache
- Substantial misses from even a very large cache

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.43

Demand Paging Cost Model

- Since Demand Paging like caching, can compute average access time! (“Effective Access Time”)
 - $EAT = \text{Hit Rate} \times \text{Hit Time} + \text{Miss Rate} \times \text{Miss Time}$
 - $EAT = \text{Hit Time} + \text{Miss Rate} \times \text{Miss Penalty}$
- Example:
 - Memory access time = 200 nanoseconds
 - Average page-fault service time = 8 milliseconds
 - Suppose p = Probability of miss, $1-p$ = Probability of hit
 - Then, we can compute EAT as follows:

$$EAT = 200\text{ns} + p \times 8 \text{ms}$$

$$= 200\text{ns} + p \times 8,000,000\text{ns}$$
- If one access out of 1,000 causes a page fault, then $EAT = 8.2 \mu\text{s}$:
 - This is a slowdown by a factor of 40!
- What if want slowdown by less than 10%?
 - $EAT < 200\text{ns} \times 1.1 \Rightarrow p < 2.5 \times 10^{-6}$
 - This is about 1 page fault in 400,000!

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.44

What Factors Lead to Misses in Page Cache?

- **Compulsory Misses:**
 - Pages that have never been paged into memory before
 - How might we remove these misses?
 - » Prefetching: loading them into memory before needed
 - » Need to predict future somehow! More later
- **Capacity Misses:**
 - Not enough memory. Must somehow increase available memory size.
 - Can we do this?
 - » One option: Increase amount of DRAM (not quick fix!)
 - » Another option: If multiple processes in memory: adjust percentage of memory allocated to each one!
- **Conflict Misses:**
 - Technically, conflict misses don't exist in virtual memory, since it is a "fully-associative" cache
- **Policy Misses:**
 - Caused when pages were in memory, but kicked out prematurely because of the replacement policy
 - How to fix? Better replacement policy

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.45

Page Replacement Policies

- Why do we care about Replacement Policy?
 - Replacement is an issue with any cache
 - Particularly important with pages
 - » The cost of being wrong is high: must go to disk
 - » Must keep important pages in memory, not toss them out
- **FIFO (First In, First Out)**
 - Throw out oldest page. Be fair – let every page live in memory for same amount of time.
 - Bad – throws out heavily used pages instead of infrequently used
- **RANDOM:**
 - Pick random page for every replacement
 - Typical solution for TLB's. Simple hardware
 - Pretty unpredictable – makes it hard to make real-time guarantees
- **MIN (Minimum):**
 - Replace page that won't be used for the longest time
 - Great (provably optimal), but can't really know future...
 - But past is a good predictor of the future ...

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.46

Summary

- "Translation Lookaside Buffer" (TLB)
 - Small number of PTEs and optional process IDs (< 512)
 - Often Fully Associative (Since conflict misses expensive)
 - On TLB miss, page table must be traversed and if located PTE is invalid, cause Page Fault
 - On change in page table, TLB entries must be invalidated
- Demand Paging: Treating the DRAM as a cache on disk
 - Page table tracks which pages are in memory
 - Any attempt to access a page that is not in memory generates a page fault, which causes OS to bring missing page into memory

3/19/24

Kubiatowicz CS162 © UCB Spring 2024

Lec 17.47